An introduction to the BANNING design automation system for shuttle microelectronic hardware development by Mcgrady, W. J.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19800004031 2020-03-21T20:43:08+00:00Z
rt 1
MSC - 06779
NONAL AERONAUTICS AND SPACE ADMINISTRATION
INFORMATION SYSTEMS DIVISION INTERNAL NOTE
AN INTRODUCTION TO THE BANNING
DESIGN AUTOMATION SYSTEM
FOR SHUTTLE MICROELECTRONIC
HARDWARE DEVELOPMENT
10831) AN INTRODUCTION TO THE 	 N80-12282
.SIGN AUTOMATION SYSTEM FOR SHUTTLE
!RONIC HARDWARE DEVELOPMENT (NASA)
i3/MF A01	 CSCL 09C	 UnclasG3/33 41214
JluII/bJZN
V
^e3	 :ti	 ^^dn
nCq, ^1	 /
•'
J J	
S	
^^ V r 'y^
MICROELECTRONICS SECTION
's?	
ENGINEERING STANDARDS AND TEST BRANCH
r.
MANNED SPACECRAFT CENTER
HOUSTON,TE;XAS
APRIL 3, 1972
f
MSC - 06779
INFORMATION SYSTEMS DIVISION INTERNAL NOTE
AN INTRODUCTION TO THE BANNING DESIGN
AUTOMATION SYSTEM FOR SHUTTLE MICROELECTRONIC
HARDWARE DEVELOPMENT
PREPARED BY:
William J. McCrady
APPROVED BY:
Robert L. Stubblefield
Chief, Engineering Standards and Test Branch
Alfred B. Eickmeier
Assistant Chief for Instrumentation
16aul H. Vavra
Chief, Information systems Division
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
MANNED SPACECRAFT CENTER
HOUSTON, TEXAS
April 3, 1972
I
AN INTRODUCTION TO THE
13,ANNING
DESIGN AUTOMATION SYSTEM FOR
SHUTTLE MICROELL-MMIC HARDWARE DEVELOPW
LIL-
Lit,
r
i
+	 ur ^w 
=
 ^^^
	 OUR
	
^^I(I1II ^^
! I F i^
	
ri •nla n 
	^1:5:a d!1. 1 ^ ^`iiii^^
 ! 1 hl!^^ s..sil^. +.
♦ r!1	 `
.^^.
	
.i	 tr	 .t	
..	 li	 e
. .,•..	 Mf	 3	 ^	 11	 ll	 411!	 !'	 111. L'
r
•	
If	
ri	 •	 f1	 ^	 /i !a
1	 ` •	
I{
1
C
!	 f.
i ,^11
	 I ! I. ^._. _ __...LM. ^ .,1.
'I T - tp ^u I f
L	 L	 !	 i
10j,.1 	 Alit[FRI 0115 di 16 76 i^i;'. 	
uaa	 a	 e!	 T	 ,r d'	 f	 ^	 i
J MAI L
	
Ffi
1! 	
Ir rl 
	 u	 m 4•
PREPARED BY Rr^,Y']UllUCTPILX'J'Y 4T' TILL
William J. Mc Grady OltI.GINAL PAGL; IS POOR
A
t
{
TABLE OF CONTENTS
4
.Page
LIST
	 OF	 FIGURES	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 1 i
TABLE I - ELECTRICAL CHARACTERISTICS OF THE
BANNING STANDARD CELLS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 7
1.0 ABSTRACT	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .
2.0 INTRODUCTION
	
.	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . iv
3.0 WHAT	 IS	 BANNING?	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 1
4.0 WHY
	
IS	 BANNING	 NEEDED?	 .	 .	 .	 .	 .	 .	 .	 ,	 .	 .	 .	 .	 .	 .	 .	 .	 . 2
5.0 HOW DOES BANNING WORK?	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 4
6.0 WHO	 CAN	 USE	 BANNING?	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 6
7.0 WHERE DID MSC GET THE BANNING PROGRAMS?	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 6
8.0 CONCLUSIONS	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . 7
9.0 APPENDICES
APPENDIX A -
	 WHAT	 IS MOS?	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . A-1
APPENDIX B - EXAMPLE OF MOS ARTWORK
SHOWING OVERLAY SCHEME	 .	 .	 .	 .	 .	 .	 . D-1
APPENDIX C —	 LIST OF STANDARD CELLS 	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 .	 . C-1
APPENDIX D — GLOSSARY OF TERMS USED
INTHIS	 REPORT	 ............................... D-1
t
a
LIST OF FIGURES
Figure 1 - Logic Diagram Prepared PAGE
Using	 Banning	 Standard	 Ce-11s .......................8
Figure 2 - Box Plot of I/O Register Chip
Showing the Interconnection of
Banning
	 Standard
	
Cells .............................g
Figure 3 - Example of Banning Standard
Cell	 Data	 Sheets .......... 	 ........................10
Figure 4 - Simplified Flowchart for Hardware
Fabrication Using the Banning
Design	 Programs ....................................12
Figure 5 - Simplified Diagram of an MOS
Insulated-Gate Field-Effect Transistor .............13
ii
it
s1.0 ABSTRACT
This paper describes the BANNING MOS (Metal-Oxide-Semiconductor)
design system that has recently been implemented at MSC on the
Univac 1108 computers in the Computation and Analysis Division.
This system has been designed to complement rather than supplant
the normal design activities associated with the design and
fabrication of low-power digital electronic equipment. BANNING
is user-oriented and requires no programming experience to use
effectively. It provides the user a simulation capability to aid
in his circuit design and it eliminates most of the manual op-
erations involved in the layout and artwork generation of inte-
grated circuits. This report is organized to answer in as few
words as possible five of the most commonly asked questions about
BANNING. An example of its operation is given and some additional
background reading is provided in the Appendices. Appendix A gives
a very brief explanation of how an MOS transistor works and
Appendix D contains a glossary of the more important terms used in
this report.
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"He was slowly going mad
Designing circuits pad by pad.
He screamed and woke,
Then thanked the bloke
Whose fertile mind had fathered CAD"
--- Anonymous
2,0 INTRODUCTION
The Banning computer-aided design (CAD) programs were written to
prevent nightmares such as this one. This brochure was prepared
to familiarize the reader with the Banning design system without
presenting a detailed description of its operation. There are
several volumes of documentation available which describes Banning
at any level of detail desired, but they are user-oriented and are
not suitable for someone desiring only a general overview of the
subject. The material presented here is intended primarily for
potential users of the system, and this includes almost anyone
involved in the design and/or fabrication of anionic hardware. The
format of this brochure should make it useful to managers and decision-
makers as well. If, after reading the material presented here,
the reader desires further information about Banning, he is encouraged
to consult any member of the Microelectronics Section.
3.0 WHAT IS BANNING?
Banning is a collection of five major computer programs
which translate a logic design, such as that shown in
w	 Figure 1, into precision photomasks, or artwork, for
producing P-channel MOS (Metal-Oxide-Semiconductor) LSI
(Large-Scale4 ntegrated) circuits. l These programs are
written in Fortran V for the Univac 1108 computer and consist
of the following;
• Placement-Routing-Folding (PRF) Program
i • Artwork Program
• Signal Trace Program
• 4ogic Block Simulator (LOGSIM)
e Transient Analysis Program
MOS technology was selected for use with Banning because
it is basically a simple process and therefore very
economical,, The fabrication process requires only four masks
compared with five, six or more for competing technologies.
MOS artwork preparation is by far the most critical as well
as the most time-consuming step in the fabrication of MOS
Appendix D contains a glossary of most of the terms used
in this report plus many others commonly used by integrated
circuit users.
r^
circuits. It is therefore, a step requiring as much automation
as is practical. As will shortly be seen, Banning does an
admirable job in attaining this goal.
For those without a clear understanding of what is meant by
an MOS mask, Appendix B is offered, which shows a four mask
f
i
	 set that overlay, or register, to form one of the sampler
F
Banning cells. By way of comparison, Figure 2 is a checkplot
of an MOS circuit which shows how exactly 65 Banning cells
similar to this one are interconnected to achieve a desired
function. Note that to save plotting time the cells are
represented by boxes since the cell structure itself is in-
variant.
4.0	 WHY IS BANNING NEEDED?
Banning permits the logic designer to convert his logic designs
into working microminiaturized systems in a minimum of time
with the highest possible probability of success. Factors
which make this possible and other advantages to the user
of Banning are:
• Improved turnaround time
Final precision artwork is available in several days
compared to the month or more required for the manual
procedure.
2
We Elimination of layout design rule violations
Each cell has already beer, designed, fabricated, and
tested, and has accumulated many device - hours in
the field. It is guaranteed to perform according to
the specifications on its data sheet (see figure 3).
In addition, each cell design has been digitized,
check-plottod and stored on tape. Subsequent uses
of a given cell are therefore free of human error.
• Improved accuracy
The manual operations associated with digitizing or
rubylith cutting are complo tely eliminated. Complex
manual artwork frequently has errors that escape
detection until much time and money have been invested
in the design.
• Simulation availability
Signal Trace and LOGSIM perform in minutes highly
accurate time analyses for the designer which would
otherwise take him weeks to perform, if indeed that
level of simulation could be done at all by hand cal-
culations.
• Low cost
MOS fabrication is a relatively inexpensive process
compared with the fabrication of other semiconductor
devices such as NPN or PNP transistors, Device pro-
cessing time is on t) -_ order of a few days under
optimum conditions.
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5.q HOW DOES BANNING WORK?
Banning uses a library of 120 different building blocks, or
standard cells, that are interconnected to form working
systems. An example of one of these cells is shown in
Figure. 3 which shows the schematic and logic symbols for
the cell as well as its truth table and input-output cap-
aciti es . Table I summarizes the electrical characteristics
of the Banning cells. A ,omplete list of the logic cells
avai1abla to Banning users is given in Appendix C. The
engineer designs his logic using the standard cells con-
tained in the li brary and then or.-des up a deck of data cards.
The logic block simu`a l:,or (LOGSIM) checks the input cards
looking for coding errors and then calculates rise and
fall times, delays, node voltages, etc. The designer then
analyzes the printed output in order to verify whether or not
his logic performs as expected,
If the LOGSIM results agree with his design goals, then data
cards are prepared and entered into the PRF program which
selects the required standard cells, places them on a coordinate
system, and interconnects them according to the designer's
input data. After all wiring has been completed, Signal Trace,
essentially a subroutine of PRF, then uses the node capacitance
loading data calculated by PRF to calculate rise and fall
tines for each node in the circuit. The results are output
on a printer plot which the designer must then study to
determine if any of his cells have been overloaded. If a
^y
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particular cell has been overloaded he must either reduce the
r
capacitance of that net, insert a cell with more driving
capability2 , or else redesign his logic.
The PRF program outputs its data to the Artwork program which
10
	 then converts the PRF coordinate data into commands to drive
an automatic plotting machine. There are two plotting machines
w
available anti in use at present - a Gerber Series 1000 equipped
with a phutohead and a D. W. Mann Pattern Generator. The
Artwork program also performs various utility functions such
as adding cells to the library or deleting them. An
example of a typical circuit which has been plotted is shown
on the cover of this document. The plot shown is the metal
mask (level 4). Note that t,ie structure of each cell is visible,
wslereas in Fi oure 2 onl v the outlines are shown.
The Transient Analysis Program is used primarily for standard
cell design to evaluate their response times. Although
. 	 this program is not yet available at MSC, a much better
program is available for performing this same function. SCEPTRE
M
(System for Circuit Evaluation and Prediction of Transient
Radiation Effects) was written to analyze radiation effects
The standard  ce 	 i rary as both 2 picofarad and 4
picofarad cells plus output drivers with various driving
capabilities.
5
t
on electronics and contains an excellent transient analysis
routine. SCEPTRE is now available on the Univac 1108.
Figure 4 is a flowchart that shows the relationships between
the various programs.
6.0	 WHO CAN USE BANNING?
Anyone who does logic design and testing. A complete set
of user manuals is available which de ,^ cribes the step-by-step
procedure for turning a logic design into a working set of
photomasks. No programming experience is necessary to use
Banning. In addition, the Microelectronics Laboratory is
now set up to process the Banning output and can have sample
quantities of chips ready for testing within a few weeks
of final artwork submittal.
7.o WHERE DID 14SC GET THE BANNING PROGRAMS?
The basic Banning programs were given to NASA by another
Government agency which prefers to remain anonymous. Due to
the fact that these programs originally were run ► iing on a
GE 625 computer, initial efforts to run them on the the
Univac 1108 met with limited success. These early problems
have been overcome and the basic programs have been updated
and considerably expanded to meet MSC's own particular re-
quirements.
Y
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TABLE I
ELECTRICAL CHARACTERISTICS OF THE
BANNING CELLS
PARAMETER SYMBOL MINIMUM MAXIMUM
Power Supply V0D -13.3 -15.5
Clock Voltage VGG -23.8 -27.4
Threshold Voltage VT -3.5 -4.5
Case Temperature TAMB -55°C +125°C
Clock Frequency -- -- 860 kHz
Clock PulsR Width -- 510 nsec --
Logic "1" V1 -9.0 -15.3
Logic "0" V +0.3 -3.5
sr
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8.0 CONCLUSIONS
Tots report has briefly summarized the salient characteristics
of the BANNING MOS design system and has attempted to show the
interrelationships between the various programs. No attempt
has been made to give input and output formats since the y are
highly dependent on options selected by the user and would
only require further explanation. It is hoped that the reader
will inquire about further documentation on all or part of the
BANNING system and also about plans for further development.
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LOGIC DIAGRAM PREPAF^M USING BANNING STANDARD "ELI S
This is one bit of a six bit I/O register chip.
Arrows at upper right denote lines common to all
six bits. See Figure 2 for a complete plot of trig
chi p as produced by Banning.
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i APPENDIX A
WHAT IS MOS?
MOS is the abbreviation for a metal-oxide-semiconductor sand-
wich which functions much like an ordinary transistor,
with the exception that an MOS transistor has a much higher
input impedance and can be built much smaller and at a lower
cost. A glance at Figure 5 will reveal the reason for the
high input impedance. The input signal is applied to the
electrode labelled "gate" which is insulated from the semi-
conductor surface by the non-conducting silicon dioxide. The
term "insulated gate field effect transistor" is sometimes
used to describe this structure.
The "gate" electrode of the device is appropriately named
because it controls the flow of current from the region
labelled "source" to the region labelled "drain". The source,
obviously, is connected to a source of positive charge such
as the plus terminal of a power supply or battery. When
current flows from the source it is "collected" by the drain
region. Note that the source-body and the drain-body P-N
diodes are normally back-biased and hence do not pass
current. This is insured merely by connecting the body to
the most positive potential in the circuit.
The reader may have surmised already that the gate is
analogous to the base of an ordinary transistor, the source
to ;p ro emitter, and tno drain to the collector. It is here
A-1
A-2
3 f
w
that the analogy ends since the flow of current from source
to drain is controlled by the electric field at the surface
of the silicon and and not by -the injection of electrons or
holes into the silicon. This leu;:c to the secret of operation
of an MOS transistor, and that is the manner in which the
gate electrode controls the flow of current from source to
drain. As indicated above, the flow is controlled or modu-
lated by an electric field established between the gate and
the semiconductor. By definition, a semiconductor such as
silicon can be easily switched from a conducting to a non-
conducting state by the application of an electric field.
For example, with no voltage applied to the gate no current
can flow, since the intervening silicon is N-type, or contains
an excess of electrons. Now if a negative voltage is applied
to the gate, the electrons in the silicon are repelled and a
thin region of silicon at the surface is converted to P-type,
thus "shorting" out the source and drain. The resistance
of this path is determined by the magnitude of voltage on
the gate and hence the ability of the gate voltage to
modulate the current flow.
w0
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APPENDIX Q
EXAMPLE OF MOS ARTWORK SHOWING OVERLAY SCHE14E
A
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iAPPENDIX C
LIST OF BANNING STANDARD CELLS
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APPENDIX D
GLOSSARY OF TERMS
Y
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ACCEPTOR - See DOPANT.
ARTWORK - A precise geometrical representation of a PC board)
integrated or hybrid circuit, or any other assembly to be con-
,	 structed which requires a precise Layout. The layout is usually
made on cut-and-strip rubylith, photographic film, or by applying
tape to a transparent background. Artwork is usually done at 10-100
times final size and th(,! photographically reduced.
BALL BOND - A micro-connection to a micro-miniaturized circuit. The
bona gets its name from the gold ball which is formed by surface
tension when a fine gold wire (0.001 inch) is flame-cut. The gold
ball is then bonded to an aluminum pad on the microcircuit with the
application of heat and pressure. This bond is for the purpose of
connecting the chip to the package and then to the outside world.
BONDING PAD - A metallized area on the surface of a microcircuit
chip (or die) to which a bond will be made. This pad is usually
formed of aluminum and is usually about 5 mils on a side. See
PROBE PADS
BIPOLAR TRANSISTOR - The common NPN or PNP transistor whose action
depends upon majority carrier (be it holes or electrons) flow that
is modulated by the injection of minority carriers into the base
region of the transistor.
CHANNEL - See either P-CHANNEL or N-CHANNEL.
CHIP - Also called a die. It refers to a single microcircuit
function, such as a gate or flip flop, on a piece of silicon
typically 100 miles on a side and about 12 mils thick. A silicon
wafer about 1-2 inches in diameter usually contains hundreds of
these chips which are then separated from each other by scribing
the wafer and then breaking it.
DIE - See CHIP.
DIFFUSION - A process for injecting dopant atoms into the silicon
crystal lattice to achieve the required impurity level. Dopant
atoms close to the silicon surface will, at elevated temperatures
on the order of 10000C, migrate into the silicon because of the
concentration gradient. An analogous situation is the dispersion
of a drop of colored dye in a glass of water.
D.-1
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DONOR - See AOPANT
DOPANT - A substance such as boron, arsenic on phosphorus which is
placed in the silicon lattice in controlled amounts to achieve the
•
	
	 required conductivity. The uwo types of dopants are donors, which
"donate" an electron to the crystal, and acceptors which "accept"
an electron when introduced into the silicon crystal. Diffusion
and epitaxy are the most common methods for It
	
the silicon.
DRAIN - A highly doped diffused region in a MOS transistor in which
the flow of majority carriers terminate. The drain is analogous
to the collector of a conventional, or bipolar, transistor or the
plate of a vacuum tube.
EPITAXY - The growing of one material on another. in the stricter
sense, the growing of single crystal material on a single crystal
substrate, the crystal orientation of the new material depending
on the orientation of the host material (also called the substrate).
Normally the crystal is doped while it is growing to permit the
growth of N-type material on a P-type substrate, or vase-versa.
FIELD EFFECT - See MOS.
FORTRAN - A user-oriented programming language which is an acronym
for FORmula TRAN'slation. Fortran statements are translated by the
system compiler into a more basic language that the machine can
understand. Machine language, though more efficient, is harder to learn
and use than is Fortran.
GATE - The region of a MOS transistor that lies between the source and
drain and controls the majority current flow. The gate is analogous
to the base of a conventional, or bipolar, transistor or to the control
grid of a vacuum tube.
HOLE - A position in the crystal lattice which can be filled by an
electron, thus influencing current flow. Acceptors such as boron
accept an electron when introduced into the lattice because their
valence is +3 while that of silicon is +4. At room temperature
most of the boron atoms are negatively ionized and a hole exists
wherever the electron came From.
INTEGRATED CIRCUIT - An electronic device containing several active
and/or passive elements which perform all or part of some function.
An example is a silicon chip containing several transistors end
diffused resistors which are interconnected to form a TTL gate.
D-2
LSI - The abbreviation for Large-Scale-Integration, which refers to
a recent technology development which allows many different gating
functions to be placed on a single chip. Any chip containing 100
or more equivalent gates is generally referred to as LSI. An
11 
equivalent gate s' contains about three or four transistors and an
equivalent number of resistors. Resistors are rarely found in LSI
circuits, their function being performed by properly biased tran-
sistors. See MSI.
METALLIZATION - A conductive coating which serves to interconnect
components, for example, on a hybrid substrate or on an integrated
circuit wafer. On integrated circuits the metallization is usually
aluminum which has been evaporated over the entire wafer (in a vacuum
by heating) and then selectively etched.
MICROCIRCUIT - An ultra-small functional electronic circuit or assembly
which contains many resistors and transistors in a package usually no
larger than a single transistor can. These packages are commonly
known as flat packs, TO-cans, dual-inline packages, etc. The
technology which made microcircuits possible is generally referred to
as minroelectronics.
MICROELECTRONICS - That branch of the electronics art which has to do
with the development of microminiature electronic components, circuits
and systems.
MIL - A unit of measurement commonly aced in microelectronic parlance
and is equal to one-thousandths (0.001) of an inch.
MOS - An acronym for metal-oxide-semiconductor. An MOS transistor
operates on the field effect principle and has an insulated gate, a
source, and drain as electrodes. The gate is insulated from the
source and drain by a thin oxide layer which gives it a very high
input impedance. Another type of field effect transistor is the
junction field-effect (JFET) in which the drain-to-source conduction
is controlled by a P-N junction located "between the source and drain.
The voltage applied to the P-N junction varies the width of its
depletion region which, in turn, controls the source-to-drain conduction.
MSI - The abbreviation for Medium-Scale-Integration. It refers to
integrated circuit chips which contain approximately 50-100 equivalent
gates. Die with less than 50 gates are referred to as SSI (Small-
Scale-Integration).	 See LSI .
N-CHANNEL - A thin conductive path on the silicon surface in which
conduction occurs primarily by majority-type free electrons. In other
words, the region near the surface is normally P-type silicon but has
been "inverted" due to either positive charges in the oxide or to an
applied positive potential. See P-CHANNEL.
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N-TYPE - Refers to silicon that has been doped with a donor, such as
phosphorus, which adds a free election to the lattice structure, thus
altering its conductivity. See P-TYPE.
•	 P•CHANNEL - A thin conductive path on the silicon surface in which
conduction occurs primarily by majority-type free holes. In other
words, the region near the surface is normally N-type silicon but has
been "inverted" due to either negative charge in the oxide or to an
applied negative potential. See N-CHANNEL,
PHOTONASK - A photographically produced device used to "shadow", or
shield, either a substrate during a vacuum deposition process, on a
wafer coated with photosensitive resist.
12
PICOFARAD - A unit of capacitance equal to 10 - farads (1 farad to 1
ooulomb/volt).
PROBE; PADS - Special metal contacts on an integrated circuit designed
for electrical probing rather than for bonding. A probe is a fine
steel rod that tapers to a point with a tip about one mil in diameter.
It is attached to mcropositioners for very fine control.
P-TYPE - Refers to silicon that has been doped with an acceptor, such
as boron, which ties up an electron thereby creating an extra hole in
the crystal. The conductivity is altered to an extent dependent on
the boron concentration. (See N-TYPE).
RESIST - Also known as photoresist. A photosensitive liquid that has
the ability to "resist" the attach of most etchants used in semiconductor
processing. A few drop, of the resist are applied to the oxidized wager
using an eye dropper and the excess removed by spinning the wafer at
high speed. Only a thin film of resist remains which is then dried
and cured. The entire wafer is exposed to light through a photomask
and the areas that are exposed harden. The areas that are not exposed
rinse away, thus exposing a hole or via to the material beneath. After
etching, the remaining resist is stripped away leaving the desired oxide
pattern.
SCRIBING - The process of scoring the silicon in special lanes dividing
the active areas. The lanes are called scribe lanes and the scribing
is usually done with a very hard substance such as a diamond point.
SILICON - An element classed as a semiconductor since its conductivity
can be changed over several orders of magnitude by introducing
controlled impurities with concentrations no greater than a few
parts per million.
D-4
k
D- 5
* U.S. GOVERNMENT PRINTING OFFICE: 1972-779.264/1104
SILICON DIOXIDE - A compound Formed by the oxidation of silicon whose
chemical formula is 5102 . The oxidation takes place very slowly at
room temperature but can be accelerated by heating the silicon to high
temperatures (800 . 120000) in the presence of steam or oxygen.
Silicon dioxide acts as a barrier to the passage of dopants such as
boron or phosphorous and thus can be used to selectively create N or
P regions in the silicon.
SUBSTRATE - A material upon which epitaxial layers, thick film
depositions, or thin film depositions are made, or within which
diffusions are made. The substrate gives mechanical rigidity to
the structure and aids in conducting heat away from the active
regions.
THRESHOLD VOLTAGE The voltage which must be applied to the gate
of an MOS transistor to initiate conduction between the source and
drain.
WAFER. - A substrate that is thin with surface areas that are parallel.
An example is a silicon slice about 2 inches in diameter and 12 mils
thick.
.
